Characteristic variability of a transistor is a crucial issue for nanoscale metal-oxide-semiconductor field-effect transistors (MOSFETs). In this study, we explore the asymmetric sketch of the random dopant distribution near the source end and the drain end in 16 nm MOSFETs. Discrete dopants near the source and drain ends of the channel region induce rather different fluctuations in gate capacitance and dynamic characteristics. Based upon the observed asymmetry properties, a lateral asymmetry channel doping profile engineering is then proposed to suppress the random-dopant-induced characteristic fluctuations in the examined devices and circuits. The results of this study indicate that the fluctuations in average gate capacitance, circuit gain, 3 db bandwidth and unity-gain bandwidth for the cases with dopants near the drain side could be simultaneously reduced by 62.6%, 22.2%, 63.1% and 41.4%, respectively. Consequently, such a lateral asymmetry channel doping profile could be considered to design intrinsic parameter fluctuation resistant transistors.
Introduction
The gate lengths of scaled metal-oxide-semiconductor fieldeffect transistors (MOSFETs) have been the sub-30 nm for 45 nm node high-performance circuit design [1] . Moreover, the devices with sub-10 nm gate lengths have been currently investigated [2] [3] [4] [5] . For the radio-frequency/mixed-signal applications, a cutoff frequency higher than 200 GHz has been also reported [6, 7] . Yield analysis and optimization, which take into account the manufacturing tolerances, model uncertainties, variations in the process parameters, etc, are known as indispensable components of the circuit design methodology [8] [9] [10] [11] [12] .
As geometries of MOSFET shrink, the intrinsic device parameter variations such as line edge roughness [13] , the 3 Author to whom any correspondence should be addressed. granularity of the polysilicon gate [14, 15] , random discretedopant effects [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] have brought significant impacts on device characteristic fluctuations; it is imperative to model and mitigate them in silicon technology. Furthermore, various randomness effects resulting from the random nature of manufacturing process, such as ion implantation, diffusion and thermal annealing, have induced significant fluctuations in the electrical characteristics in nanometer scale (nanoscale) MOSFETs. The number of dopants is of the order of tens in the depletion region of a nanoscale MOSFET whose influence on device characteristic is large enough to be distinct [16] . Various random dopant effects have been recently studied in both experimental and theoretical approaches [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] . Fluctuations in characteristics are caused not only by a variation in an average doping density, which is associated with a fluctuation in the number of impurities, but also with a particular random distribution of impurities in the channel region. Diverse approaches have recently been reported to study fluctuation-related issues in semiconductor devices [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] and a digital integrated circuit [31] [32] [33] [34] [35] . So far, the attention is mostly drawn on the fluctuations in threshold voltage and dc characteristics. However, the investigation of intrinsic fluctuation in gate capacitance and dynamic characteristics due to random dopant placement is still not clear.
In this study, a large-scale 3D 'atomistic' device-circuitcoupled simulation is performed on a parallel computing system [36] [37] [38] [39] [40] [41] to analyze the discrete-dopant-induced gate capacitance and dynamic characteristic fluctuations for the tested 16 nm MOSFET and circuit.
Based upon the asymmetric sketch of the random dopant distribution near the source end and the drain end, it is found that discrete dopants near the source and drain ends of a channel region induce rather different fluctuations in gate capacitance and dynamic characteristics. This asymmetry property is utilized to design a lateral asymmetry channel doping profile for the reduction of random-dopant-induced characteristic fluctuations. Consequently, fluctuations in average gate capacitance, circuit gain, 3 db bandwidth and unity-gain bandwidth for the cases with dopants near the drain side are reduced by 62.6%, 22.2%, 63.1% and 41.4%, respectively. The lateral asymmetry channel doping profile could be considered to design intrinsic parameter fluctuation resistant transistors. Notably, the statistically sound analyzing methodology was quantitatively verified with the experimentally measured data of 20 nm CMOS [22] [23] [24] [25] [26] for the best accuracy.
The paper is organized as follows. In section 2, we brief the analyzing technique for studying the random dopant effect in a nanoscale device and circuit. In section 3, we examine the discrete-dopant-induced characteristic fluctuations in the 16 nm MOSFET devices and circuits. Finally, we draw conclusions and suggest future work.
The computational procedure
The original channel doping concentration of a device is 1.48 × 10 18 cm −3 . It has a 16 nm gate, a silicon oxide gate thickness of 1.2 nm and a mid-gap metal gate with a workfunction of 4.4 eV. The generation approach for discretedopant cases follows our previous work [21] [22] [23] [24] [25] [26] [27] . Outside the channel, the doping concentrations in the source/drain and background in silicon are 1. 3 ). Then the (80 nm) 3 cube is partitioned into 125 subcubes of (16 nm) 3 , where the dopants may vary from 0 to 14 (the average number = 6) within its sub-cubes. We define the channel doping profile in the (16 nm) 3 cube only, as shown in the cube of figure 1(b) . For the channel dopant distribution outside the (16 nm) 3 sub-cube, definitely, the channel dopants will appear outside the defined (16 nm) 3 sub-cube. However, since the operation of MOSFET is through surface conduction, the influence of such channel dopants should be not significant in random dopant fluctuation. These sub-cubes are then equivalently mapped into the three-dimensional (3D) device channel region, shown in figure 1(e). All statistically generated discrete dopants are incorporated into the large-scale 3D 'atomistic' simulation under parallel computing system [39] . The quantum mechanically corrected transport simulation is performed by solving a set of 3D density-gradient equation coupling with drift-diffusion equations. Figure 1 (f ) shows the tested circuit for exploring the discrete-dopant-fluctuated highfrequency characteristics. To properly estimate the discretedopant-fluctuated high-frequency characteristics, due to lack of a well-known compact model of 16 nm MOSFET for circuit simulation, a 3D device-and circuit-coupled simulation with discrete dopants is conducted. Notably, only channel dopants are treated discretely: the doping concentrations remain continuous in the source/drain region because the volume of source/drain dopants is significantly larger than that of channel region [26] . This approach allows us to focus on the study of characteristic fluctuations induced by the random-dopant number and position in the channel simultaneously.
As for the generation of lateral asymmetry doping, the adapted near-drain-end and near-source-end channel doping profiles are shown in figure 1(g). Only half of the channel is doped and 758 dopants are randomly generated in a large rectangular solid (gate width, source-drain direction, channel depth: 40 nm × 80 nm × 80 nm). Therefore, the effective channel doping concentration is still 1.48 × 10 18 cm −3 . Then the large cube is partitioned into 125 sub-cubes ((8 nm) × (16 nm) × (16 nm)) and mapped into the drain end of a channel region for discrete-dopant simulation. Similarly, the dopants in sub-cubes may vary from 0 to 14 (the average number is 6) within its sub-cubes, as shown in figure 1(h). To estimate the device characteristics on the same basis, the threshold voltage for both the original MOSFETs and the asymmetric MOSFETs are calibrated.
Results and discussion
In this section, the discrete-dopant-induced threshold voltage (V th ), gate capacitance (C g ) and high-frequency circuit characteristics fluctuations are first analyzed. Then 500 discrete-dopant-fluctuated transistors are classified into the cases of the near-source end and near-drain end for the studying of the asymmetry sketch of characteristics fluctuations. Then a lateral asymmetry doping profile is implemented to examine the associated fluctuation suppression technique. where the symbol and error bar denote the characteristics of normal case and fluctuation, respectively. C g,total results from the shunt of the gate-drain capacitance (C gd ), the gatesource capacitance (C gs ) and the gate-bulk capacitance (C gb ). as shown in figure 2(d) . The drain bias-induced different variations in C gd and C gs are observed, and the dependence of C g on different V D motivates the design of a lateral asymmetry doping profile along the source-drain direction. We generate 500 discrete-dopant-fluctuated transistors exploiting similar approach, as shown in figures 1(a)-(e), and classify them into two groups according to the random distribution of discrete dopants: the cases of dopants near the source end and the drain end, as shown in figure 3 , where the inset describes the selection criteria. To strengthen and make the phenomenon clear, the difference between dopant numbers near the source end and the drain end must be larger than 2. There are 105 and 122 cases correspond to the cases of the drain end in the devices' channel exhibit different C gd and C gs characteristics in spite of the same C g,total and σ C g,total .
Asymmetric device characteristic fluctuations
Notably, the drain bias will induce different characteristics in C gd and C gs , as discussed in figure 2 . The fluctuations in C gd and C gs for devices with V D = 1 V are calculated, as shown in figure 7 ; for a device under a strong drain bias, the fluctuation in C gd is significantly reduced, as shown in figure 7 (a), compared with the result of figure 6(a). In contrast, the fluctuation in C gs , as shown in figure 7(b) , is increased, in contrast with the result of figure 6(b). We observe that the fluctuation in C gd is below 0.1 aF, as shown in figure 7(a) . Therefore, for the devices with the cases of dopants near the drain end, since the major source of fluctuation is contributed by C gd , σ C g,total is well controlled. However, for the devices with the cases of dopants near the source end, the major source A. σ V th of the proposed inLAC device is 1.6 times smaller than the conventional LAC device because of the smaller current variation for dopants near the drain end of channel. Therefore, an analog circuit, as shown in figure 1(f ) , using the proposed inLAC device is implemented and compared with planar MOSFETs (where the MOSFETs are with symmetric channel doping) to estimate the dynamic characteristic fluctuations. 
Dynamic characteristic fluctuations in circuit
This subsection presents the implication of device variability in a common source amplifier. At first, we have compared the devices with dopants near-drain end and with dopants nearsource end in figure 9 . The near-drain end case exhibits better immunity against RDF. The high-frequency characteristic fluctuation in circuit gain, 3 db bandwidth and unity-gain bandwidth for the device with dopants located near the source end are 1.7, 1.9 and 1.1 times larger than those with dopants near the drain end. Therefore, the dc, gate capacitance and high-frequency characteristic fluctuations in the inLAC device and original planar device are further explored. As listed in table 1, the discrete-dopant-induced dc and highfrequency characteristics' fluctuations for device with the original doping profile are summarized [4] . The high-frequency response of the nano-MOSFET circuit is then studied in figure 12(a) , where the solid lines show devices with the original doping profile and the dashed lines show the inLAC devices. The spreading range of the inLAC devices is reduced significantly. As shown in figures 12(b)-(d), the high-frequency characteristic fluctuations, the circuit gain, the 3dB bandwidth and the unity-gain bandwidth are reduced by 22.2%, 63.1% and 41.4%, respectively for the inLAC devices. The effectiveness of fluctuation suppression on the explored inLAC devices and circuits is summarized in figure 13 . Notably, since the 3dB bandwidth is proportional to C g [27] , the 3 dB bandwidth and C g have similar fluctuation suppression. We have discussed several advantages of the proposed inLAC devices in dc and dynamic characteristics and their associated fluctuation suppression; however, the fluctuation of I off is still large, as shown in figure 11(c) , due to the weakened channel controllability, compared with the device with the original doping profile.
